

# Curriculum Vitae

## HARDUS RICHTER

29 Viljoen Way

Pierre van Ryneveld

Centurion

0157

### PERSONAL INFORMATION

<i>Date of Birth</i>	1990-12-07
<i>Nationality</i>	South African
<i>Telephone Number</i>	079 495 9064
<i>Email Address</i>	hardus.richter@hotmail.com
<i>Driving Licence</i>	Code 8
<i>Marital Status</i>	Married
<i>Criminal Record</i>	None

### EDUCATION

HIGH SCHOOL CENTURION  
Grade 12 Achieved 2009

<i>Subjects</i>	Afrikaans, English, Mathematics, Physical Science, Information Technology, Electrical Technology, Life Orientation
	Obtained distinctions in all subjects
<i>Additional subject</i>	Mathematics 3: probability, data handling & geometry

### UNIVERSITY OF PRETORIA

*Bachelor of Engineering*, Computer Engineering

Dean's Merit List 2010  
Golden Key Award 2011  
Merit Award (Bronze) for Third Year Study in Computer Engineering 2012  
Dean's Merit List 2012  
Obtained with distinction 2013, 78% average

*Bachelor of Engineering Honours*, Computer Engineering

Obtained with distinction 2014, 83% average

*Master of Engineering*, Computer Engineering

Obtained with distinction 2019, 88% average

## EXPERIENCE

### TELKOM

<i>Job Title</i>	Vacation Training
<i>Employer</i>	Technical Product Development, Telkom
<i>Period</i>	January 2013
<i>Description of Duties</i>	I was involved with the development and implementation of a machine learning based prototype system for the stabilization of the DSL network.

### UNIVERSITY OF PRETORIA

<i>Job Title</i>	Assistant Lecturer
<i>Employer</i>	Faculty of Engineering, Built Environment & IT, University of Pretoria
<i>Period</i>	January 2014 to December 2015
<i>Description of Duties</i>	<p>I was involved with the first year electricity and electronics subject (EBN 111). My responsibilities included:</p> <ul style="list-style-type: none"><li>• The supervision and assistance of students during practical sessions.</li><li>• Compilation of practical work.</li><li>• Assistance of students during tutorial sessions.</li><li>• Grading of tests.</li></ul> <p>I was also involved with design and development of a robotics platform to educate High School students (Robotics Academy). My primary focus in this area is the design and implementation of the localisation system, diagnostic tools and teleoperation system.</p>

## ASIC DESIGN SERVICES

<i>Job Title</i>	Machine Learning Engineer
<i>Employer</i>	ASIC Design Services
<i>Period</i>	January 2016 to present
<i>Description of Duties</i>	<p>I am the lead machine learning engineer and software developer for the Core Deep Learning (<a href="https://coredeeplearning.ai/">https://coredeeplearning.ai/</a>) project. Core Deep Learning is a Deep Learning platform for FPGAs where the IP Core is optimized for the application's deep neural network and the target FPGA. In this respect my responsibilities includes:</p> <ul style="list-style-type: none"><li>• Development of complete machine learning and computer vision applications to meet end user requirements.</li><li>• Integration of our own software flow with common machine learning frameworks such as TensorFlow and Caffe.</li><li>• Research and development of methods to quantize neural networks to 8-bit with minimal accuracy loss.</li><li>• Development of an optimization framework to search through millions to billions of FPGA IP Core configurations to find optimal solutions.</li><li>• Development of PC communication drivers to communicate with the FPGA through Ethernet, Serial and PCI Express protocols.</li></ul> <p>Furthermore I regularly engage with international customers through video calls, on the showfloor at trade shows and direct meetings.</p> <p>I have also been involved in the development of communication protocols on ARM Cortex-M3 and RISC-V embedded processors.</p>

## KEY SKILLS

Development of Computer Vision and Deep Learning solutions.  
Proficient in the Caffe, TensorFlow and Keras Deep Learning Frameworks.  
Research, evaluation and development of solutions to novel problems.  
Proficient in Python, C, and C++.  
Algorithm development and optimization for performance and efficiency.  
Multi-threaded CPU and CUDA based GPU software development.

## REFERENCES

<i>Name</i>	Mr Robert Green
<i>Relation</i>	Former colleague at ASIC Design Services
<i>Position</i>	Embedded Design and Software Engineer Reutech Solutions
<i>Phone Number</i>	084 817 8058
<i>Email Address</i>	robertg@reutech.co.za